Archives

i-iii : From Editor-in-Chief
  Takeshi Kamiya
(MD5 checksum : 4239389b58cff81140789e00e5f4e8fb)

Vol. 2 No. 4    February 25, 2005

127-132 : Low-voltage wide gm adjustable range highly linear BiCMOS OTA
  J. Ramírez-Angulo, Milind S. Sawant, A. J. López-Martín, R. G. Carvajal
(MD5 checksum : 6cc85cfd573587ff137002b5dafae526)
121-126 : Monolithically integrated grating and deflector structure for wavelength filtering
  Hideaki Okayama
(MD5 checksum : d454b77314284fec8c190cb0db2d25af)
115-120 : Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits
  Alberto Palacios Pawlovsky
(MD5 checksum : 25a7841e675ae3a8bc7a99f69b02007f)
108-114 : Three-dimension scheduling under multi-cycle interconnect communications
  Shih-Hsu Huang, Chung-Hsin Chiang, Chun-Hua Cheng
(MD5 checksum : 9dec3880bfd59cd566709e59a7ee9b10)
103-107 : A true low voltage class-AB current mirror
  A. Torralba, R. G. Carvajal, M. Jiménez, F. Muñoz, J. Ramírez-Angulo
(MD5 checksum : 4bb743112c945567c465bb2d72216eba)

[ back ]
© Copyright 2006 IEICE. All rights reserved.